Benchmarking

关注

Linux cache aware scheduling shows potential on AMD EPYC Turin

Lisa Kern

Recent benchmarks of Linux's proposed cache aware scheduling patches demonstrate significant performance improvements on AMD's EPYC Turin processors. The patches, developed by Intel engineers, aim to optimize task placement for better cache locality on multi-cache CPUs. Testing on a dual EPYC 9965 setup revealed promising results for heterogeneous server workloads.

本网站使用 Cookie

我们使用 Cookie 进行分析以改善我们的网站。 阅读我们的 隐私政策 以获取更多信息。
拒绝