Benchmarking
Linux cache aware scheduling shows potential on AMD EPYC Turin
Recent benchmarks of Linux's proposed cache aware scheduling patches demonstrate significant performance improvements on AMD's EPYC Turin processors. The patches, developed by Intel engineers, aim to optimize task placement for better cache locality on multi-cache CPUs. Testing on a dual EPYC 9965 setup revealed promising results for heterogeneous server workloads.